

FIG.1




FIG. 2

The diagram illustrates a semiconductor device with a memory array and associated control logic. The array is organized into rows and columns. Key components include:

- Word Line Driver (30):** Controls word lines (WL1, WL2, ..., WLn) and bit lines (BL1, BL2, ..., BLm).
- Column Decoder (25):** Controls column select lines (CSL1, CSL2, ..., CSLm).
- Redundant Control Circuit (105):** Controls redundant word lines (RWL1, RWL2, ..., RWLn) and bit lines (RBL1, RBL2, ..., RBLn).
- Data Read Circuit (51R):** Receives data from the array via the data bus (DB) and outputs (DOUT).
- Data Write Circuit (51W):** Receives data from the array via the data bus (DB) and outputs (DIN).
- Control Signals:** Vcc1, Vcc2, Vss, WE, and CA are used for power and control.
- Transistors:** Various transistors are shown, including access transistors (62-1, 62-2, ..., 62-m, 62-s1, ..., 62-sk), word line transistors (64-1a, 64-1b, ..., 64-ska, 64-skb), and bit line transistors (66-1, 66-2, ..., 66-s1, ..., 66-sk).
- Other Components:** Memory cells (MC), data memory cells (DMC), and various control lines (ATR, TMR, ATRd, TMRd, RD1, RDk, DWL1, DWL2, DRWL1, DRWL2) are also depicted.




FIG.3




FIG.4




FIG.5




FIG.6




FIG.7




FIG.8

	INITIAL STATE	PROGRAM STATE 1	PROGRAM STATE 2	NON-PROGRAM STATE
PRC1(R1)	Rmin	Rmin	Rmax	(SAME AS INITIAL STATE)
PRC2(R2)	Rmin	Rmax	Rmin	(SAME AS INITIAL STATE)
OUTPUT ϕa	"L"	"H"	"H"	(SAME AS INITIAL STATE)
OUTPUT ϕb	"H"	"L"	"H"	(SAME AS INITIAL STATE)

FIG.9A

PROGRAM DATA READ OPERATION (INITIAL STATE: NON-PROGRAM STATE)




FIG.9B

PROGRAM DATA WRITE OPERATION





FIG.9C

PROGRAM DATA READ OPERATION (PROGRAM STATE)






FIG.11A





FIG.11B






FIG.12

FIG.13

	INITIAL STATE	PROGRAM STATE 1	PROGRAM STATE 2	NON-PROGRAM STATE
PD _j	—	"L"	"H"	—
PRG	—	"H"	"H"	"L"
PRC1(R1)	Rmin	Rmin	Rmax	(SAME AS INITIAL STATE)
PRC2(R2)	Rmin	Rmax	Rmin	(SAME AS INITIAL STATE)
OUTPUT ϕ a	"L"	"H"	"H"	(SAME AS INITIAL STATE)
OUTPUT ϕ b	"H"	"L"	"H"	(SAME AS INITIAL STATE)

FIG.14




FIG.15




FIG.16






FIG.17



[illegible]

FIG.19






FIG.21




FIG.22




FIG.23




FIG.24

	INITIAL STATE	PROGRAM STATE 1	PROGRAM STATE 2	NON-PROGRAM STATE
PRC1(R1)	Rmax,Rmin	Rmin,Rmax	Rmin,Rmax	(SAME AS INITIAL STATE)
PRC2(R2)	Rmin,Rmin	Rmax,Rmin	Rmin,Rmax	(SAME AS INITIAL STATE)
OUTPUT ϕa	"L"	"H"	"H"	(SAME AS INITIAL STATE)
OUTPUT ϕb	- (INDETERMINATE)	"L"	"H"	(SAME AS INITIAL STATE)

FIG.25A

PROGRAM DATA READ OPERATION (INITIAL STATE: NON-PROGRAM STATE)




FIG.25B

PROGRAM DATA WRITE OPERATION





FIG.25C

PROGRAM DATA READ OPERATION






FIG.26

FIG.27




FIG.28




FIG.29A




FIG.29B




FIG.30




FIG.31 PRIOR ART




FIG.32 PRIOR ART




FIG.33 PRIOR ART




FIG.34 PRIOR ART

